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I. INTRODUCTION
T RANSISTOR scaling as per Moore's law has led to tremendous increase in functionality and power dissipation on chip. We have now entered a power limited or energy efficient computing era where the number of transistors can only be increased by reducing the supply voltage V DD [1] . In order to maintain the same on-state performance at scaled supply voltages the threshold voltage (V T ) of the transistor also has to be reduced proportionately. Due to 60mV/dec sub-threshold swing limitation in a MOSFET this V T scaling leads to severe increase in static power dissipation [2] . This limitation on supply voltage scaling prevents the realization of low power and high-performance systems. Fig. 1 (a) highlights the rising transistor count and power dissipation in modern CPUs and Fig. 1(b) highlights the issue of non-scalability of V T in MOSFET. Fig. 2 clearly explains the need for more energy efficient transistors. Energy efficient transistors are devices that switch at less than 60mV/dec of sub-threshold swing (SS). These energy efficient transistors will enable supply voltage scaling and thus help the realization of low power and high-performance computing systems. This paper will primarily focus on band-to-band tunneling transistor (TFET) as an enabler for lower power and high performance computing systems. Energy efficient transistors switch with sub-threshold slopes of less than 60mV/dec enabling supply voltage scaling without significantly degrading the off-state leakage.
TFETs with a gated zener tunneling action at the sourcechannel junction [3] leads to filtering of the high energy tail of the femi-dirac distribution of electrons in the source of TFET. This band-pass filtering action at the source-channel junction leads to sub-60 mV/dec of sub-threshold swing at room temperature. Thus TFET enables aggressive supply voltage scaling without degrading the on-state performance of the transistor. Over the past decade TFET has gathered a lot of interest and various approaches have been pursued by researchers around the world to achieve high on-state performance and steep-slope at the same time. Fig. 3 . The effective tunneling barrier height and width at the source-channel junction can be engineered to achieve high drive current (I ON ) and low leakage (I OFF ). A staggered band-gap design has been explored in this work.
Sub-60mV/dec of SS has been shown on silicon based trigate and nano-wire TFETs [4] , [5] but the on-state performance is still poor due to the large and indirect bandgap of silicon. III-V compound semiconductors with tunable band-gap enables homo and heterojunction design of TFETs for simultaneous realization of high on-state performance and steep SS. A steep slope of 21 mV/dec for III-V nanowire on Si has been realized [6] . Further significant improvement in I ON (>100μ A/μ m) at low V DD (<0.5) have also been reported for III-V based heterojunction based material systems [7] - [9] . This paper will focus on III-V compound semiconductor based TFET design and its implication for circuit design. Section II will describe the design and electrical characterization of III-V TFET along with its performance benchmarking versus other TFETs that have been fabricated till date. Section III elaborates on rigorous interface characterization techniques to arrive at interface metrics for designing high performance TFETs. Section IV will comment on the difference between expected performance and experimental results. Strategies to circumvent the factor limiting TFET device performance will be discussed. Section V will present our understanding of the application space of future TFETs in the heterogeneous multi-core processing era and its role in moving from dark towards dim silicon processors and we will end with key messages in Section VI.
II. III-V TFET DEVICE FABRICATION

A. Device Design and Fabrication
III-V TFETs typically reported in literature comprise of homo-junction and heterojunction categories. The effective height of tunnel barrier (Eb eff ) is same as the band-gap in a Homo-junction TFET. Efforts to increase I ON by reducing band-gap aggravate leakage mechanisms such as the Shockley-Read-Hall generation-recombination and the drain side band-to-band-tunneling. On the contrary, Heterojunction TFET (HTFET) helps to locally reduce the Eb eff of the tunnel junction, while maintaining large band-gap in every other region. This enables simultaneous realization of high I ON coupled with steep switching characteristics in HTFET (Fig. 3) .
We fabricate N and PTFETs the cross-section TEM micrographs of which are depicted in Fig. 4 with fabrication process flow described in [10] . NTFET and PTFET employs separately optimized ZrO 2 and HfO 2 gate stacks, respectively due to difference in channel compositions (As vs. Sb). Engineering High-k dielectric/III-V channel interfaces with low interface trap density (D it ) and low leakage current is fundamental to realizing steep slope III-V TFETs. Notably, in the case of antimonide (Sb) channel PTFET, the Fermi level movement is typically pinned owing to high mid-band-gap D it . For PTFET with GaAs 0.35 Sb 0.65 channel, we performed in-situ H 2 plasma surface clean optimized at 150 • C, followed by 3.5-nm-thick HfO 2 gate dielectric ALD leading to the thinnest CET ∼1.2 nm (capacitance equivalent thickness) with reduced mid-gap D it (Figs. 5(a), (b)). The normalized conductance maps are used to illustrate the efficiency of the Fermi level movement across the semiconductor band-gap with application of gate bias. Normally, a narrow and vertical trace of conductance peak maximum suggests larger band bending and hence efficient Fermi level movement in response to a change in gate bias. We observe from Fig. 5 (c) that the conductance peak maximum trace spans over a wide range of gate voltage through depletion region (gate bias of 0.9V and onwards) and indicates sluggish movement to mid-gap. This sluggish movement of fermi level is an outcome of dominant mid-gap D it with slow characteristics response time. We extract the characteristics response time associated with these interface traps using the modified conductance method [11] which models both the CV and GV characteristics simultaneously besides accounting for gate leakage currents. The result of this analysis is plotted in Fig. 5(d For NTFET with In 0.65 Ga 0.35 As channel we perform N 2 plasma/TMA cyclic surface treatment followed by 4-nm-thick ZrO 2 high-k dielectric ALD [12] (Fig. 5(e) , (f)) and achieve [11] . Similar analysis for n-type In 0.53 Ga 0.47 As MOSCAPs with 4 nm ZrO 2 with N 2 plasma/TMA clean [12] is presented in (e)-(h) respectively.
CET of 1.1 nm with low mid-gap D it . Amount of frequency dispersion in CV characteristics (Fig. 5(e) ) specifically the hump in the depletion region is drastically reduced compared to PTFET gate stack ( Fig.5(a) ) which indicates substantial reduction in mid-gap D it . This is confirmed through D it vs. band-energy profile extracted using Terman method. Average D it on NTFET gate stack is ∼10 13 cm −2 eV −1 as observed from Fig. 5(f) which is approximately an order of magnitude lower than D it in PTFET gate stack (Fig. 5(b) ). The normalized conductance map as a function of gate voltage and frequency is plotted in Fig. 5(g) . The narrow and almost vertical trace of conductance peak maximum suggests larger band bending and hence efficient Fermi level movement throughout the semiconductor band-gap with change in gate bias. Fig. 5 (h) plots the characteristic response time associated with the interface traps, extracted using the modified conductance method [11] which models admittance characteristics and also accounts for loss from gate leakage current. The variation of trap response time versus band-gap energy in Fig. 5(h 
B. Electrical Characterization
(d), (h).
To suppress the response of mid-gap D it we perform pulsed I DS -V GS measurement on TFETs with input gate voltage pulse with rise time varying from 10μ s down to 300 ns to assess actual switching performance. Fig. 6 (d), (h) shows the SS as a function of drain current for various gate pulse rise times. We achieve SS= 55mV/decade for NTFET and SS= 115mV/decade for PTFET at room temperature in pulsed mode measurements [10] .
Engineering high-quality scaled gate dielectrics and tunnel barriers in the As-Sb system is fundamental to the realization of high I ON with steep SS demonstration in TFETs. We benchmark our devices with other state of the art TFET demonstrations in Figs. 7 and 8. Previous PTFETs utilize Si/SOI/SiGe materials and some achieve sub-kT/q SS albeit with poor I ON . Sb-channel P-HTFET presented in this work shows superior performance and, in conjunction with As-channel N-HTFET demonstrates the potential of III-V complimentary TFET logic. This is first demonstration of an all "III-V" material system based complimentary HTFETs at low V DS with record I ON and switching performance. Our future research focuses on expanding the steep switching range over multiple decades of drain current with no-compromise on on-current.
III. INTERFACE CHARACTERIZATION
We identify the key bottlenecks towards realizing high performance TFETs with high-I ON , low I OFF and steep SS by performing rigorous interface characterization. Being made from a combination of III-V materials integrated with Fig. 6 . Transfer, output and switching characteristics of (a)-(d) PTFET and (e)-(h) NTFET [10] . All measurements are at T = 300K, except the additional T = 77K data in (c) and (g). NDR is visible in PTFET output characteristics at T = 77K, due to the suppression of trap response. Improvement in switching performance from pulsed mode measurements is evident from (d), (h). extremely scaled Hi-K dielectrics, HTFET absolutely require abrupt and pristine interfaces among dissimilar materials. The two most critical interfaces in III-V Heterojunction Tunnel FET (HTFET) design are (refer Fig. 9 ): 1) Tunnel Heterojunction, and 2) Extremely scaled High-K gate dielectric (0.8 nm EOT: HfO 2 , ZrO 2 )/III-V channel interface. Variability at these vital interfaces, or heterojunctions, dramatically reduces device performance. We characterize each of these interfaces taking example of a n-type HTFET and subsequently quantify the impact on HTFET electrical parameters.
A. Tunnel Heterojunction Interface
Heterojunction has compositional switching of semiconductor material from Sb-Source to As-Channel which we define as tunnel interface width (T W ) as this is the actual spatial spread of tunnel interface that the electrons witness as they are injected from the source to the channel region (Fig. 9) . Besides this the tunnel junction also has a steep dopant profile at the junction itself to enable efficient inter-band tunneling through high junction field. The interband tunneling rate from source to channel region has exponential dependence on junction parameters: tunnel junction electric field (governed by doping profile and gate field) and effective tunnel barrier height (Eb eff ) which is determined by source-channel material selection and also T W which defines tunnel junction abruptness. A non-zero interface width T W is the correct depiction of tunnel heterojunction as it arises from intermixing during the MBE growth process during switching from mixed anion GaAsSb source to mixed cation InGaAs channel layers [13] . Irrespective of the junction formation technique, T W is always finite and generally expected in order of few nanometers corresponding to distance over which atomic switching happens. This effect is generally ignored in numerical simulations however we emphasize its importance especially in modeling heterojunction TFETs.
Finite T W produces undesirable spreading of Eb eff as depicted in Fig. 10(d) and hence impedes the tunnel process. It is significant challenge to characterize heterojunctions with precision in nanometer-scale devices. We characterize this critical interface in three dimensional atomic scale resolution using atom probe tomography (APT) and time-of-flight spectroscopy, to evaluate HTFET performance in presence of junction width variation [14] . First a specimen from TFET tunnel junction is cooled to 50 • Kelvin. Atoms are field evaporated from the specimen apex in a controlled fashion by varying the applied voltage such that single-atom evaporation dominates. The electric field on the apex is of the order of 10 8 V/cm. Laser pulsing was used to facilitate the pulse field evaporation process with an optimized laser pulse energy of 3pJ at a pulse frequency of 250 kHz. Very low pulse energies and base temperatures were chosen to minimize surface migration effects that may impact the spatial accuracy. The analysis Fig. 8 . SS-I DS benchmark of (a) PTFETs, and (b) NTFETs demonstrated experimentally in literature at V DS equals respective supply voltage or highest value reported. Sub-thermal SS with high on-current requirement drives the desired design space to the lower right corner. 14 nm FinFET is also shown for reference. Fig. 9 . Variations in critical interfaces in Heterojunction Tunnel FET can drastically impact device performance. We evaluate each of these interfaces using both experimental characterization and numerical simulations. direction was parallel to the growth direction. Each evaporated atom is identified and located by using time-of-flight mass spectroscopy. As we can accurately determine the identity and position of each atom in the specimen, we construct a 3D model of the specimen from all atoms hence collected on the detector, with a resolution of 0.2 nm (Fig. 10(a) ). Atomic constituents are displayed as colored spheres in the 3D ion map of GaAs 0.4 Sb 0.6 (C-doped)/In 0.65 Ga 0.35 As tunnel junction interface as depicted in Fig. 10(b) . The tunnel interfacial width (T W ) associated with this heterotunnel-junction is determined by 10% and 90% atomic concentration thresholds which is measured to be 2.4 nm as illustrated in Fig. 10(c) .
We evaluate the impact of a non-abrupt tunnel junction interface width (Fig. 10(d) ) centered around 2.4 nm as determined by APT, using calibrated numerical simulations [14] . As depicted in Fig. 10(e) , HTFET on-state performance displays significant variation with change in T W . I ON degrades by 61% due to change in T W . I OFF does not changes in the same proportion as I ON as gate field is non-existent in offstate. Moreover, as observed from APT analysis presented in Fig. 10(b) , the dopant atoms in the source region are discrete and randomly distributed unlike a continuous uniform doping profile. Hence, we investigate the HTFET sensitivity to source doping concentration (N s ) change and Random Dopant Fluctuation (RDF). Fig. 11(a) shows I OFF exhibits a steep 83 times change with change in source doping concentration from 10 19 cm −3 to 10 20 cm −3 on the contrary I ON changes only by 3 times. This is because the drain current depends on the electric field at tunnel junction. This electric field depends on both source doping profile (which governs intrinsic electric field of p-n junction) and supplemental contribution from gate electric field. In off-state, lack of gate field causes the drain current (I OFF ) to become highly sensitive to changes in dopant profile. On the other hand, in on-state the gate field plays additional dominating role in facilitating inter-band tunneling and hence reduces impact on I ON . RDF in source is included by assuming a nominal source doping concentration and subsequently performing doping randomization using Sano's approach [15] . Randomized source dopant profiles are generated ( Fig. 11(b) ) for two nominal N s : 6.7 × 10 19 cm −3 (APT) and 10 20 cm −3 (MBE growth parameter). 3D TCAD simulation of 200 such splits with discreet random dopant profile per nominal source doping is performed. We plot the statistical distribution of I ON and I OFF in Fig. 11(c), (d) . It is observed that RDF in source causes 30% σ variation in I OFF (nominal N s = 6.7 × 10 19 cm −3 ) due to exponential dependence of I OFF on the tunnel junction intrinsic electric field. I ON is impacted in relatively lower magnitude as gate field plays significant additional role in causing source-channel band crossing and enhancing tunnel current.
B. High-K Dielectric/III-V Channel Interface
This interface shares similar physics as in MOSFET. Unsaturated bonds and defects states at gate dielectric/channel interface lessen the control of gate on producing bandbending in channel region thereby worsening charge injection efficiency from source region. Traps provide ground for several parasitic phenomena which dilute the intrinsic ideal inter-band tunneling transport mechanism in TFET. Primary effects of traps manifested in TFET are: (a) SRH generationrecombination (G/R), (b) Trap assisted tunneling (or tunneling assisted G/R), and (c) Charge sharing with channel which is an electrostatic effect. Out of these three, (a) and (c) are also present in MOSFET. Traps in close proximity with heterotunnel junction can produce significant complex transport mechanisms (Fig. 12) with distinct electric-field and temperature dependence. whereas on-off current ratio is degraded by 10% due to change in tunnel width from 1 nm to 5 nm. EOT= 0.7 nm, T body = 7 nm and L g = 20 nm is used for simulations. We perform temperature dependent measurements on NTFET to identify and quantify impact of High-k dielectric/III-V channel interface D it on dominant carrier transport mechanisms. We used NTFET with 3.5 nm HfO 2 gate dielectric for this study. Three different operating regime are distinctly evident from Fig. 13(a) : off-state, switchingstate and on-state. It is important to establish that gate leakage density is not limiting device performance. The gate leakage current was found to be 50 times less than I OFF at all temperature range. This indicates high quality of ultra-thin ALD HfO 2 gate dielectric on In 0.65 Ga 0.35 As channel. I OFF particularly can be described by Shockley-Read-Hall (SRH) generation-recombination current in the reverse-biased heterojunction diode. An activation energy (E A ) of 0.19 eV is extracted for SRH using an Arrhenius plot ( Fig. 13(b) ). This is dissimilar to case of homo-junction TFET where E A = E g /2 is typically obtained suggesting generation-recombination through mid-band gap traps (D it ) [16] . On the other hand, activation energy of 0.19 eV is in close range with mid-tunnel barrier height (Eb eff /2 = 0.16 eV [17] ) which indicates I OFF is dominated by generation-recombination near the tunnel junction.
In order to capture the impact of D it on switching characteristics of HTFET we assume a Frenkel-Poole type of transport assisted through traps [16] . The carriers from the source region valence band tunnel to traps in the bandgap and undergo electric field-enhanced thermal excitation to the channel region conduction band. We use tunnel junction electric field (F s ) modeled through calibrated numerical simulations, and extract the effective thermal barrier height φ (relative to E C , Fig. 13(c) ) for the trapped carriers. Significant contribution from trap energy levels φ = 0.55 eV corresponding to V GS = 0.1V to φ = 0.43 eV corresponding to V GS = 0.7V is detected. This provides useful information regarding energy distribution of mid-gap D it , which slows the switching performance of NTFET, relative to band-edges. The onset of band-to-band tunneling (BTBT) is estimated from E A < 0.1eV threshold (E A for BTBT ≈ 4 * k B T [18] ) as shown in Fig. 13(d) . We model the experimental TFET transfer characteristics through numerical simulation resolving individual I DS components (SRH, TAT and BTBT) and their impact on HTFET switching performance. D it energy distribution mapped through Frenkel-Poole analysis of TFET temperature dependent experimental characteristics is used to achieve continuous fit over all range of gate-bias. The D it profile thus obtained, shown in Fig. 13(e) , achieves consistent solution with SRH physics, coupled with dynamic non-local path models for BTBT and Schenk TAT shown in Fig. 13(f) , (g) [19] . It is observed that SRH coupled with TAT and traps occupancy change through charge sharing with channel region are primary bottlenecks towards realizing subthermal switching, a benefit purely due to BTBT, in TFET.
To demonstrate efficient sub-thermal switching in TFET spanning multiple decades of drain current, we show that scaling D it has to accompanied with scaling of the body thickness (T body ) in TFET. This is evident from Fig. 14 where we observe that in present fabricated TFETs with T body = 500 nm, the benefits of lowering D it are over-shadowed by background leakage floor set by parasitic conduction mechanisms like SRH G/R and also reduced control on tunnel junction due to poor electrostatics. This hinders efficient sub-kT/q switching realization even on reducing D it to 5 × 10 11 cm −2 ev −1 in present devices with thick T body . On the contrary, extending these calibrated simulation for HTFET with scaled T body = 50 nm and low D it ≤ 10 12 cm −2 eV −1 exhibits sub-kT/q switching over two decades range of I DS [20] , [21] . A significant amount of work is ongoing to confirm these theoretical predictions.
Scaling of T body can be achieved through use of Cl 2 based dry etch to etch InGaAs at elevated temperature, as reported elsewhere [22] . However in heterojunction TFETs particularly InGaAs/GaAsSb material system, etch optimizations become more sophisticated owing to two different material layers comprising the tunnel-junction. In Fig. 15 , we show our recent effort on reducing T body using Cl 2 /N 2 plasma based etch optimized at 160 • C. We were able to achieve diode Fig. 15 . NTFETs with ultra-thin body with vertical geometry are fabricated through use of high-temperature plasma dry etch processes. Further etch optimizations are needed reduce sidewall damage especially near heterojunction to improve p-i-n diode ideality factor, before forming TFETs. MESA with T body ∼ 50 nm, and even below. However p-i-n diodes fabricated from this process show degraded diode ideality factor (n = 1.4) signifying increased trap-assisted generation/recombination. This is attributed to increased D it near tunnel junction resulting from interaction of N 2 plasma with GaAsSb source layer at elevated temperatures. From our work on pre-ALD surface treatments we have learnt that H 2 plasma is more suitable towards GaAsSb semiconductor surfaces, contrary to InGaAs which attains improved passivation in presence of N 2 plasma. Further optimizations are ongoing on this process, the most promising being controlled removal of InGaAs channel layer using Cl 2 /N 2 plasma dry etch and subsequently performing digital wet etch to reveal the tunnel junction with minimal D it .
To scale D it further gate stack optimizations are absolutely necessary. Equally important is achieving highquality of sidewall-surface passivation before integrating highperformance gate stacks. Fig. 16 depicts that the magnitude of mid-gap D it extracted on MOSCAPs on planar InGaAs substrates is more than 5X less compared to D it computed through calibrated TCAD model of experimental TFETs. This aggravation of D it is likely due to contribution from unpassivated defects at MESA sidewall surface which are produced within the MESA creation process itself.
III-V TFETs have achieved significant high I ON through tunnel barrier engineering. To demonstrate steep sub-thermal switching over multiple decades of I DS in conjunction with high I ON , it is fundamental to minimize trap assisted parasitic conduction mechanisms and enhance control of gate-field on Lastly, we investigate which High-k dielectrics (HfO 2 , ZrO 2 ) provide the most defect immune interface to III-V channel, over time. We evaluate three separately optimized high-performance high-k dielectrics on InGaAs substrates with sub-nm EOT: 4-nm thick HfO 2 -ZrO 2 bilayer, 4-nm-thickZrO 2 and 3.5-nm-thick HfO 2 single layer dielectric [10] , [14] . We assess this interface reliability by performing Positive Bias Temperature Instability (PBTI) measurements using measurestress-measure technique and periodically measure HTFET transfer characteristics after each stress cycle. It is important to note that high electron band-to-band generation at tunnel junction in conjunction with significant tunnel junction electric field makes evaluation of ultra-thin High-K dielectric/III-V interfaces necessary with BTI stress [14] . PBTI stress-test results on HTFETs with three gate stacks are presented in Fig. 17(a)-(c) . HTFETs with ZrO 2 and HfO 2 -ZrO 2 gate dielectric show significant I OFF and SS degradation which can be directly linked to significant PBTI induced interface D it creation. On the contrary, this trend is virtually absent in HfO 2 gate dielectric HTFET which exhibits only V T shift with negligible SS degradation. HfO 2 -ZrO 2 bilayer gate stack performs worse than all-ZrO 2 gate stack. This can be attributed to additional charge trapping occurring (higher D it ) between HfO 2 and ZrO 2 interface in the bilayer stack leading to degradation in SS. HfO 2 HTEFT maintains its transconductance with negligible PBTI induced degradation, (Fig. 17(d) ). This can be explained from the reduced D it generation (negligible SS degradation) and generation of only bulk oxide traps causing the VT shift. III-V HTFET with HfO 2 gate dielectric also exhibits improved lifetime over III-V FinFET (Fig. 17(e) , [23] , [24] ). This can be attributed to electron sweeping action of the lateral tunnel junction field which can reduce the rate of D it formation locally [25] . Additionally, Fig. 17 (e) also suggests the gate overdrive for III-V HfO 2 HTFET, considering a lifetime of 10 years, is around 0.2 V which given their ultra-low threshold voltages makes them ideal for sub 0.5V logic application. In this paper the lifetime has been estimated using a power-law degradation model in which the acceleration factor has been extracted allowing for a fixed threshold voltage shift of 30mV [23] .
We summarize the key learnings from TFET interface characterization in Fig. 18 which link directly to TFET electrical characteristics. For high on-current an abrupt heterotunneljunction design is absolute necessity both in terms of compositional switching as well as dopant profile. Change of compositional abruptness from 2.5 nm to 1 nm alone gives 38% improvement in on-current. To improve HTEFT switching performance, engineering the high-K/III-V interface to attain simultaneous mid-gap D it scaling along with body thickness scaling is required. This helps in eliminating parasitic conduction mechanisms due to traps and ensures BTBT governs the switching performance. We will also mention that in state of the art technology, HfO 2 high-K gate dielectrics are more suitable as they are more immune to BTI stress. And finally, we highlight that off-state relies on quality of both the critical interfaces: heterotunnel-junction and high-K/III-V interface. A high source doping keeps a check on RDF induced degradation of off-current. However it can impact switching performance due to high source degeneracy, so a design trade-off exists. Primary reductions to off-state stem from reducing parasitic leakage floor from SRH recombination and suppressing contribution from interface traps which are crucial for high performance TFET demonstration.
IV. III-V TFET: BENEFITS FROM POTENTIAL PERFORMANCE
We used TCAD based Sentaurus device simulator to numerically model the TFET experimental characteristics. Poisson equation is self-consistently solved with the carrier continuity equation to generate the simulated transfer characteristics shown in Fig. 19 . Fermi-Dirac statistics, Shockley-ReadHall (SRH) generation-recombination and nonlocal bandto-band tunneling are some of the key models used to accurately simulate the transfer characteristics of the heterojunction Tunnel FETs. While the body thickness of the fabricated device is approximately 500 nm and mid-gap D it > 10 13 cm −2 ev −1 , it is clearly evident from the simulations ( Fig. 20(a) ) that a combination of ultra-thin body (T body < L g /3 for SRH leakage reduction and better electrostatics) and reduced interface trap density (D it ) < 10 12 cm −2 ev −1 will be needed for realizing sub-kT/q switching slope over many decades of I DS on III-V TFETs [20] . Minimizing parasitic leakage contributions and engineering high-quality interfaces is the key for realizing high performance HTFETs with steep sub-kT/q SS for energy efficient logic and to beat the incumbent FinFET based leading edge MOSFETs. Fig. 21 . A homogeneous CMOS multicore (left) and a heterogeneous CMOS-TFET multicore (right) operating at dark and dim silicon settings because of limited available power. The graphs (center) show the frequency and number of cores, and frequency and power per core trade-offs, between the two types of cores. In a dark silicon setting (fewer cores, higher voltage), the heterogeneous multicore can match the homogeneous multicore's performance as long as it contains enough CMOS cores (1 v/s 4). In a dim silicon setting (more cores, smaller voltage), the heterogeneous multicore can outperform the homogeneous multicore either by using the same number of TFET cores at a higher frequency (2 v/s 5) or by using more TFET cores at the same frequency (2 v/s 6). Further dimming the CMOS multicore can enable more cores to be turned on but forces these cores to operate at extremely low frequencies, leading to very poor performance (3). 
V. HETEROGENEOUS MOSFET-TFET PROCESSORS:
DARK TO DIM SILICON Steep-slope tunnel transistors can potentially achieve much better subthreshold characteristics than CMOS because they are not limited by the same thermal subthreshold slope barrier. These devices thus have the potential to attain much better energy efficiencies, making them great candidates to address the "dark silicon apocalypse" through the design of dim silicon-optimized multicores. Because the projected drive current of Tunnel FETs at higher supply voltages is limited as compared to CMOS FinFETs, their maximum operating frequency is also limited. Hence, cores that use TFETs fail to reach the energy efficiency and performance of CMOS cores in a dark silicon setting. A general-purpose multicore, on the other hand, must operate well on both ends of the dark and dim silicon spectrum to serve various workloads efficiently.
We envision a heterogeneous multicore process architecture comprising cores of different device technologies that can enable efficient execution in both dark and dim silicon configurations (Fig. 21) . In the future, one can use a combination of TFETs and FinFETs in the design of heterogeneous multicores. Device-level heterogeneous multicores can achieve much better energy efficiency and performance levels than an equivalent homogeneous multicore. Various static and dynamic application-aware mapping and scheduling techniques have been developed that could significantly improve energy performance metric of processors running a range of parallel and sequential applications [26] . For all circuit level simulations, the N-channel and P-channel TFET has been modeled using Verilog A.
VI. CONCLUSION
We have demonstrated an all III-V semiconductor system based complimentary heterojunction TFETs that can operate at a low supply voltage (< 0.5V) and deliver a record-breaking current and switching performance. To improve TFET oncurrent we characterized the tunnel junction using 3D-atom probe tomography to arrive at optimal doping and composition parameters for tunnel junction. We also performed temperature and electric-field dependent High-K/III-V channel interface characterization coupled with calibrated TCAD simulations to identify key bottlenecks towards efficient switching performance. Moreover, using accelerated stress-measurements on TFETs we demonstrated TFET can out-perform conventional III-V FinFET even in long term reliability aspect. Further, it is highly significant to assess the performance of these novel devices in circuit environment. This was done by employing TCAD and Spice simulations calibrated to experimental TFET characteristics. We evaluated digital logic circuits as well as semiconductor memory and analog circuits (elsewhere [27] , [28] , [29] ) based on TFETs and compared it to corresponding CMOS implementations. TFET circuits provided promising results in each of these categories. Successful realization of TFET based energy efficient circuits (logic/analog/memory) is not easy and multiple challenges still exist towards making TFET a robust CMOS replacement. However, with further advances in engineering high-quality semiconductor interfaces, circuit level solutions to bypass the unidirectional conduction issue [29] in TFETs and reduction in process variation (expected to have a stronger impact on TFET compared to MOSFET. True impact on performance needs quantification through careful experimental study), TFETs have strong potential for offering a complimentary low power alternative to CMOS.
